

	Type	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	1	6197104.pn.	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/28 21:43
2	BRS	L2	5	5840602.pn. or 6150243.pn.	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/28 21:46
3	BRS	L3	2984	(logic adjl device) and (memory adjl device)	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/28 21:47
4	BRS	L4	44	(first adjl transistor) near10 (dielectric adjl layer)	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/28 21:55
5	BRS	L5	4	3 and 4	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/28 21:51

	Type	L #	Hits	Search Text	DBs	Time Stamp
	BIG	116	49	(first adj1 transistor) near15 (dielectric adj1 layer)	USPAT; US-PGP; UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 21:56
	BIG	117	84	3 and 8	USPAT; US-PGP; UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 21:56
	BIG	118	3163	(transistor) near15 (dielectric adj1 layer)	USPAT; US-PGP; UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 22:36
	BIG	119	79	3 and 8	USPAT; US-PGP; UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 21:57
	BIG	110	69	9 and thickness	USPAT; US-PGP; UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 21:57

	Type	L #	Hits	Search Text	DBs	Time Stamp
11	BRS	L11	37	10 and channel adjl region	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/26 21:58
12	BRS	L12	13	11 and oxidation	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/26 21:59
13	BRS	L13	31	11 and oxid\$4	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/26 22:15
14	BRS	L14	5066	(transistor) near15 (dielectric adjl layer or silicon adjl dioxide)	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 22:46
					USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 22:46

	Type	L #	Hits	Search Text	DBs	Time Stamp
17	BRS	L16	100	15 and channel	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 23:17
18	BRS	L17	69	16 and (source and drain)	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 23:17
19	BRS	L18	477	18 and gate nearl oxides\$1	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 23:18
19	BRS	L19	389	18 and transistor	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 23:18
20	BRS	L20	344	19 and thickness	USPAT; US-PGP UB; EPO; JPO; DERWEN; T; IBM_TD; B	2002/03/28 23:18

	Type	L #	Hits	Search Text	DBs	Time Stamp
21	BRS	121	286	20 and channel	USPAT; US-PPG UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/26 23:18
22	BRS	122	258	21 and (source and drain)	USPAT; US-PPG UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/26 23:18
23	BRS	123	129	22 and oxidation	USPAT; US-PPG UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/26 23:19
24	BRS	124	124	23 and adj1	USPAT; US-PPG UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/26 23:19
25	BRS	125	13	23 and second adj1 transistor	USPAT; US-PPG UB; EPO; JPO; DERWEN T; IBM_TD B	2002/03/26 23:20

	U	1	Document ID	Title	Current OR
1	<input type="checkbox"/>	<input type="checkbox"/>	US 2002004277 A1	Structure and method for dual gate oxide thicknesses	438/275
2	<input type="checkbox"/>	<input type="checkbox"/>	US 2002004276 A1	Structure and method for dual gate oxide thicknesses	438/275
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6232631 B1	Method of manufacturing semiconductor device in which hot carrier resistance can be improved and silicide layer can be formed with high reliability	438/275
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6232631 B1	Structure and method for dual gate oxide thicknesses	438/275
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6048760 A	Floating gate memory cell structure with programming mechanism outside the read path	257/315
6	<input type="checkbox"/>	<input type="checkbox"/>	US 5949706 A	Method of forming a self-aligned refractory metal silicide contact using doped field oxide regions	438/225
7	<input type="checkbox"/>	<input type="checkbox"/>	US 5949706 A	Static random access memory cell having a thin film transistor (TFT) pass gate connection to a bit line	365/156
8	<input type="checkbox"/>	<input type="checkbox"/>	US 5777347 A	Memory cell having a plural transistor transmission gate and method of formation	365/185, 23
9	<input type="checkbox"/>	<input type="checkbox"/>	US 5777347 A	Vertical CMOS digital multi-valued restoring logic device	257/24
10	<input type="checkbox"/>	<input type="checkbox"/>	US 5257095 A	Common geometry high voltage tolerant long channel and high speed short channel field effect transistors	257/315
11	<input type="checkbox"/>	<input type="checkbox"/>	US 5045489 A	Method of making a high-speed 2-transistor cell for programmable/EEPROM devices with separate read and write transistors	438/238
12	<input type="checkbox"/>	<input type="checkbox"/>	US 4931411 A	Integrated circuit process with TiN-gate transistor	438/261

	U	1	Document ID	Title	Current OR
18	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 4814854 A	Integrated circuit device and process with tin-gate transistor	257/382